the output y for all possible inputs A and B for the combination of gates shown in figure. Hence